Logic Vision PCB BIST


TECHNICAL OBJECTIVES
  • Enable automatic addition of BIST to general board designs
  • Maximize BIST coverage for board designs-cover boundary scan (BS) and non BS components
  • Define standardized approach to BIST design
  • Develop software to analyze behavioral VHDL board design, add VHDL to implement BIST, and synthesize logic

BENEFITS

  • Commercially available tools
  • Allows automatic insertion of BIST into a board design
  • Generation of reusable BIST insertion strategies

RESULTS/STATUS
  • Delivery of ABIST software prototype - 4Q96
  • Evaluation of software prototype based on BM3 FPCTL board (or equivalent) design - Complete
  • Detailed SOW developed: LM ATL and Logic Vision interacting on basic board BIST modeling
  • MCM BIST-XT released - 10/96
  • LM ATL demonstrated application of modified tools to test an external SRAM via an on-board FPGA tester
  • Capability commercially available
RELATED EFFORTS
  • Leverages work performed on previous ARPA contract (Contract F33615-94-C-1500 - Hierarchical and Integrated BIST CAD Tools)

Previous Quad

Next Quad
WBS Element No.: 1.2.6.9
Point of Contacts: Vinod Agarwal and Carolyn Boone, (408) 453-0146,

Quad Index

Acronyms